Introduction
Stress-induced voiding (SIV) effect becomes a reliability concern as metallization technology moving to Cu/low-k interconnects generation [1] . The stress field in interconnects was due to the thermal expansion coefficients (CTE) mismatch between materials. SIV frequently happen at the metal below via and many studies focused on effect due to cap layer of lower metal below via. But effect of cap layer of upper metal is not yet reported. We firstly studied the cap layer effect of upper metal with different material properties. A 3-D Finite Element Analysis (FEA) is used to simulate the stress field inside via test structure under SM tests. TEM analysis was performed on the SM tested structure to confirm the FEA stress results.
Experiment
The SIV test is performed on 65 nm generation Cu/low-k dual damascene wafer with monitoring the resistance shift of the test structure at stress temperature of 200 o C. Two types of test scheme via structure were presented in Fig. 1 . Type a scheme has cap-a layer over metal 3 and type b scheme has cap-b layer over metal 3. The test structure is a M2-VIA2-M3 cross metal via (Fig.  1C) layout. SIV test's sample size is around 50. FEA is achieved by ANSYS software with material properties in table I [2] . Stress free temperature is 300 o C.
Results and Discussion
Initial resistances are checked without significant difference between these 2 schemes' samples (Fig. 2a) . The resistances of some scheme samples had sever shift after 500 hours stress (Fig. 2b) . The resistance shift of scheme a samples began at 168 hours. Scheme b samples have relatively stable resistances (Fig. 3) . If a typical SM failure criterion is 20% resistance shift, type a scheme process will fail SM qualification, but type b scheme ones will pass. Since type a and type b have the same via structures and metal2/via2 backend interconnect process, type a scheme structure will mislead the stress migration unqualified conclusion on the metal2/via2 interconnect process for this SIV test.
Since Hydrostatic stress S H is the driving force for stress voiding [3] , we first simulated the S H for both structures. The scheme a structure suffers larger tensile stresses on the surfaces of both upper and lower metal lines than those of scheme b (Fig. 4) . S H on the surface of metal 2 under via is relatively compressive (Fig 5a) . The vacancy flux J under S H influence is given by [4] , (1) ,
where D is the diffusion coefficient, V is the atomic volume, and C is the vacancy concentration. Since the stress in other metal line surface is tensile, a large stress gradient will exist there and the vacancy will flux toward metal line surface below via according to (a).
von Mises stress S V is an index for plastic deformation and dislocation defect, which may contribute to SIV [5] . We found the maximum S V also located at the metal surface below via (Fig 5b) . Both hydrostatic and von Mises stress indicated the metal surface below via is the SIV most vulnerable location. Metal void was found below and around via bottom by TEM analysis (Fig 6) . The void location is consistent with the stress analysis results above. Scheme a structure has a 12% larger S H drop and 17% larger S V than those of scheme b (Fig 7) . The Cu cap layer of scheme a has large CTE difference with Cu (Table I) . On the contrary, Cu cap layer of scheme b has similar Cu CTE value. The CTE and other mismatch difference of type a and b schemes contribute their different stress field profile and also the SM performance as shown in above FEA results.
Conclusion
The upper metal cap layer's impact on via structure was demonstrated by experiment. The SIV performance is degraded on type a via structure, which has a larger material properties mismatch between upper cap layer and Cu. The stress field inside the structure under this investigation is well profiled. Larger stress field and drop in type a via structures is found. The SIV location from failure analysis is consistent with our FEA stress results. 
